

## 650V GaN HEMT

### Description

The CC65H110DNDI Series 650V, 110mΩ gallium nitride (GaN) FETs are normally-off devices.

Classicchip GaN FETs offer better efficiency through lower gate charge, faster switching speeds, and lower dynamic onresistance, delivering significant advantages over traditional silicon (Si) devices.

Classicchip is a leading-edge wide band gap supplier with world-class innovation .

### Automotive

- Adapter
- Renewable energy
- Telecom and data-com
- Servo motors
- Industrial
- Automotive

### General Features



Easy to drive—compatible with standard gate drivers

Low conduction and switching losses


RoHS compliant and Halogen-free

### Ordering Information

Part Number	Package	Package Configuration
CC65H110DNDI	DFN 8*8	Source



Bottom



Circuit Symbol

### Benefits

Increased efficiency through fast switching

Increased power density

Reduced system size and weight

### Features

$BV_{DSS}$	$R_{DS(on)}$	$I_{DS}$	$Q_G$
650V	110mΩ	20	7.9nC

## Absolute Maximum Ratings

$T_C=25^\circ\text{C}$  unless otherwise stated

Symbol	Parameter	Limit value	Unit
$V_{DSS}$	Drain to source voltage ( $T_J = -55^\circ\text{C}$ to $150^\circ\text{C}$ )	650	
$V_{(\text{TR})DSS}$	Drain to source voltage-transient <sup>a</sup>	800	V
$V_{GSS}$	Gate to source voltage	-20~+20	
$I_D$	Continuous drain current @ $T_C=25^\circ\text{C}$ <sup>b</sup>	20	A
	Continuous drain current @ $T_C=125^\circ\text{C}$ <sup>b</sup>	9	
$I_{DM}$	Pulse drain current (pulse width: 100μs)	35	A
$P_D$	Maximum power dissipation @ $T_C=25^\circ\text{C}$	90	W
$T_C$	Operating temperature	Case	$-55\text{--}150$
$T_J$		Junction	$-55\text{--}150$
$T_S$	Storage temperature	-55~150	°C

a. In off-state, spike duty cycle D<0.01, spike duration <1μs

b. For increased stability at high current operation



**CC65H110DNDI**

## Thermal Resistance

Symbol	Parameter	Limit value	Unit
$R_{\theta JC}$	Junction-to-case	1.4	°C /W

## Electrical Parameters

T<sub>J</sub>=25°C unless otherwise stated

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
<b>Forward Device Characteristics</b>						
V <sub>(BL)DSS</sub>	Drain-source voltage	650	-	-	V	V <sub>GS</sub> = 0V
V <sub>GS(th)</sub>	Gate threshold voltage	-	4	-	V	
ΔV <sub>GS(th)/T<sub>J</sub></sub>	Gate threshold voltage temperature coefficient	-	-7	-	mV/°C	V <sub>DS</sub> =1V, I <sub>DS</sub> =1mA
R <sub>DS(on)</sub>	Drain-source on-resistance	-	110	140	mΩ	V <sub>GS</sub> =10V, I <sub>D</sub> =1A, T <sub>J</sub> =25°C
		-	230	-		V <sub>GS</sub> =10V, I <sub>D</sub> =1A, T <sub>J</sub> =150°C
I <sub>DSS</sub>	Drain-to-source leakage current	-	-	10	μA	V <sub>DS</sub> =650V, V <sub>GS</sub> = 0V, T <sub>J</sub> =25°C
		-	-	100		V <sub>DS</sub> =650V, V <sub>GS</sub> = 0V, T <sub>J</sub> =150°C
I <sub>GSS</sub>	Gate-to-source forward leakage current	-	-	±100	nA	V <sub>GS</sub> =±20V
C <sub>ISS</sub>	Input capacitance	-	293	-		
C <sub>OSS</sub>	Output capacitance	-	17	-	pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =400V, f=1MHz
C <sub>RSS</sub>	Reverse capacitance	-	3.74	-		
Q <sub>G</sub>	Total gate charge	-	7.9	-		
Q <sub>GS</sub>	Gate-source charge	-	2.31	-	nC	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V to 10V, I <sub>D</sub> =1A
Q <sub>GD</sub>	Gate-drain charge	-	1.65	-		
Q <sub>OSS</sub>	Output charge	-	22.2	-	nC	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V to 400V, f=1MHz
t <sub>D(on)</sub>	Turn-on delay	-	3.2	-		
t <sub>R</sub>	Rise time	-	5.5	-		
t <sub>D(off)</sub>	Turn-off delay	-	7.4	-	ns	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V to 10V, I <sub>D</sub> =2.1A, R <sub>G-on(ext)</sub> =6.8Ω, R <sub>G-off(ext)</sub> =2.2Ω, L=250μH
t <sub>F</sub>	Fall time	-	27	-		



CLASSIC CHIP

CC65H110DNDI

## Electrical Parameters

T<sub>J</sub>=25°C unless otherwise stated

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
<b>Reverse Device Characteristics</b>						
V <sub>SD</sub>	Source-Drain reverse voltage	-	2.1	-	V	V <sub>GS</sub> =0V, I <sub>SD</sub> =10A
t <sub>RR</sub>	Reverse recovery time	-	14	-	ns	
Q <sub>RR</sub>	Reverse recovery charge	-	6.5	-	nC	I <sub>F</sub> =10A, V <sub>DD</sub> =400V, dI <sub>F</sub> /dt=165A/μs

## Typical Characteristics

$T_J=25^\circ\text{C}$  unless otherwise stated




Figure 1. Typical Output Characteristics  $T_J=25^\circ\text{C}$




Figure 2. Typical Output Characteristics  $T_J=125^\circ\text{C}$




Figure 3. Channel Reverse Characteristics  $T_J=25^\circ\text{C}$

## Typical Characteristics

T<sub>J</sub>=25°C unless otherwise stated




Figure 4. Typical Transfer Characteristics ( $V_{DS}=10V$ )




Figure 5. Normalized On-resistance




Figure 6. Typical Capacitance ( $f=1MHz$ )




Figure 7. Typical  $C_{OSS}$  Stored Energy

## Typical Characteristics

T<sub>J</sub>=25°C unless otherwise stated




Figure 8. Typical  $Q_{oss}$




Figure 9. Typical Gate Charge ( $V_{DS}=400V$ ,  $I_D=1A$ )





Figure 10. Power Dissipation


## Typical Characteristics

T<sub>J</sub>=25°C unless otherwise stated



**Figure 11.** Switching times with inductive load

$V_{DS}=400V$ ,  $V_{GS}=0V$  to  $10V$ ,  $I_D=2.1A$ ,  
 $R_{G-on(ext)}=6.8\Omega$ ,  $R_{G-off(ext)}=2.2\Omega$ ,  $L=250\mu H$




**Figure 12.** Switching times with waveform


## PACKAGE DIMENSIONS

DFN8x8-8L-1.10-A


Top view



Bottom view



Side view(left/right)



Symbol	Min. (mm)	Mean. (mm)	Max. (mm)
A	1.05	1.10	1.15
A1	0	0.02	0.05
A2	0.203REF		
D	7.9	8	8.1
E	7.9	8	8.1
D1	0.9	1	1.1
D2	3.1	3.2	3.3
D3	2.7	2.8	2.9
E1	6.9	7	7.1
E2	0.4	0.5	0.6
E3	0.4	0.5	0.6
E4	6.9	7	7.1
e	1.9	2	2.1
b	0.9	1	1.1
L	0.4	0.5	0.6